## Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

## Seventh Semester B.E. Degree Examination, Dec.2018/Jan. 2019 **VLSI Circuits and Design**

Time: 3 hrs.

Max. Marks:100

Note: Answer FIVE full questions, selecting atleast TWO questions from each part.

## PART - A

- With neat diagrams, explain the working of enticement mode nMOS transistor, for (08 Marks) different values of V<sub>DS</sub>.
  - Explain the nMOS fabrication process with neat diagram.

(10 Marks)

Compare CMOS and bipolar techniques.

(02 Marks)

- Discuss the drain to source Ids versus Vds relationship for non saturated and saturated (10 Marks) regions.
  - b. Define Z<sub>pu</sub> Z<sub>dp</sub>. Show that pull-up to pull-down ratio for nMOS inverter driven through one (10 Marks) or more pass transistor is
- With neat diagrams express the Lambda based design rules as applicable to MOS layers, 3 (10 Marks) transistors, and contracts.
  - Draw circuit symbol and stick diagram for CMOS inverter.

(04 Marks)

Draw the stick diagram and layout for an nMOS two way selector, with enable input.

(06 Marks)

- What is sheet resistance of transistor channel if  $L = 8\lambda$ ,  $W = 2\lambda$ , if n transistor channel  $R_s = 10^4 \Omega/\text{square}$ . (06 Marks)
  - Derive an expression for rise time and fall time of CMOS inverter.

(06 Marks)

Write a note on BiCMOS drivers.

(08 Marks)

## PART - B

- Explain different scaling models by considering the relevant diagram of an nMOS transistor. 5 (06 Marks)
  - Obtain the scaling factors for the following transistor parameters, by considering the constant voltage scalling model:
    - i) Gate area
    - ii) Gate capacitance per unit area

iii) Gate capacitance.

(06 Marks)

- By considering a suitable example, compare the metal inter connect and elector-optical (08 Marks) interconnect models.
- Explain the structured design approach for a parity generator circuit and draw the nMOS (10 Marks) diagram of the basic cell.
  - b. Explain the structured design of bus arbitration logic for n lines. Also write the circuit (10 Marks) diagram and stick diagram for a single cell.
- Explain the basic bus architecture for 4 bit arithmetic process with neat diagrams. (10 Marks) (10 Marks)
  - Explain with neat diagram  $4 \times 4$  barrel shifter. b.

Define explain regularity. 8 a.

(04 Marks)

Explain the design of 4-bit adder with adder element requirements. b.

(08 Marks)

Draw the structure of a multiplexer based adder logic with stored and buffered sum output. (08 Marks)